fdlbook09 A. Carioni and A. Gargantini and E. Riccobene and P. Scandurra

Model-driven system validation by scenarios

in Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering (LNEE), (2009)


The chapter presents a method for scenario-based validation of embedded system designs provided in terms of UML models. This approach is based on model transformations from SystemC UML graphical models into Abstract State Machine (ASM) formal models, and exploits the scenario-based model validation of the ASMs. This validation approach comp lements an existing model-driven design methodology for embedded systems based on the SystemC UML profile. A validation tool integrated into an existing model-driven co-design environment to support the proposed scenario-based validation flow is also presented. It allows the designer to functionally validate system components from SystemC UML designs early at high levels of abstraction.

My sw links